A Computationally Efficient Algorithm for the 2D Covariance Method

Oded Green
Georgia Institute of Technology
College of Computing
Atlanta, Georgia, USA
ogreen@gatech.edu

Yitzhak Birk
Technion - Israel Institute of Technology
Electrical Engineering
Haifa, Israel
birk@ee.technion.ac.il

ABSTRACT
The estimated covariance matrix is a building block for many algorithms, including signal and image processing. The Covariance Method is an estimator for the covariance matrix, favored both as an estimator and in view of the convenient properties of the matrix that it produces. However, the considerable computational requirements limit its use. We present a novel computation algorithm for the Covariance method, which dramatically reduces the computational complexity (both ALU operations and memory access) relative to previous algorithms. It has a small memory footprint, is highly parallelizable and requires no synchronization among compute threads. On a 40-core X86 system, we achieve 1200X speedup relative to a straightforward single-core implementation; even on a single core, 35X speedup is achieved.

Keywords
Parallel algorithms, Covariance Method, Estimation, Inclusion-Exclusion Principle

1. INTRODUCTION
1.1 Background
The use of estimated covariance matrices originated in speech processing [16]. The Covariance Method is one method (estimator) for producing this matrix. Other applications requiring an estimated covariance matrix, not necessarily the one created by the Covariance Method, include nuclear magnetic resonance spectroscopy [3] and watermarking security based on a cryptanalysis perspective [5]. The Covariance Method’s main rationale is minimizing the error in the estimate of a covariance matrix of a time series. Good estimates can give insights pertaining to the data periodicity, and enable fast and accurate analysis of the input data. The Covariance Method is a biased estimator, and its output is a Hermitian, positive semi-definite matrix. Unlike other methods, it is guaranteed to be non-singular. This often causes the Covariance Method to be preferred [17, 12].

The 2D Covariance Method, to be described later, is widely used for image processing because of the 2D dimensionality. It has also been applied elsewhere: signal processing applications wherein the signal’s temporal correlation is needed [7], synthetic aperture radar range-azimuth focusing [15], smoothing spatial clutter by averaging over given transposed data [8], to perform 2D spectral analysis [11], and more. In all the aforementioned cases, the generation of the estimated covariance matrix using the Covariance Method is an important computational building block.

Efficient implementation of the 1D Covariance Method is trivial due to the trivially exploitable overlap of computations that need not be repeated. The 2D Covariance Method is significantly more challenging due to the non-trivial overlap, and its straightforward implementation requires multiple dense vector-vector multiplications. (The output of our algorithm is the same as that of the straightforward implementation of the Covariance Method.) In this work we show how the 2D Covariance Method can be computed efficiently, eliminating most of the redundant floating point additions, and how this can be done in conjunction with the effective parallelization presented in [6], which also eliminated redundant multiplications. The result is a sequential algorithm that is 30X-40X faster than the straightforward implementation (problem-size dependent); in conjunction with the parallelization of [6], we obtain an extremely efficient parallel algorithm: fine-grain parallelism, good load balancing, minimal repetition of work and no need for synchronization or communication among the parallel threads. Implementation results demonstrate the properties.

The remainder of the paper is organized as follows. In the rest of this section we introduce the Covariance Method, discuss related works, present some deficiencies of the straightforward algorithm and state the parallelization challenges. In Section 2 we present a different approach for implementing the Covariance Method [6] which partitions the work into non-trivial units. This approach exposes unique characteristics of the Covariance Method, which we then utilize for reducing the total number of operations. Section 3 introduces our new algorithm, followed by a detailed complexity analysis. In Section 4, we compare the measured performance of the different algorithms. These results are close to the expected ones, despite the fact that the complexity analysis accounts for operations, ignoring issues such as the...
memory system. Section 5 offers some concluding remarks.

### 1.2 The Covariance Method

The input is an \( N_r \times N_c \) matrix, \( A \). It may represent pixel values of a 2D image, some other 2D spatial representation thereof (e.g., [7] and [19]), or a block (“aperture”) within an image, with the estimated covariance matrix computed separately for each such block. Table 1 presents the taxonomy of the Covariance Method. The computation of the estimated covariance matrix using the Covariance Method is based on the movement of a sliding window \( W \) of size \( S_r \times S_c \) over the input matrix, starting from the top left corner and moving to the bottom right corner. The considered window positions are all those that are fully encased within the boundaries of the input matrix. In the context of SAR imaging, this window is sometimes referred to as a sub-aperture. Fig. 1 depicts two \( 3 \times 3 \) sliding window positions. A window in a given position is denoted \( W^{k,l} \) where \((k,l)\) is the position of the window’s top left corner. There are \( (N_r - S_r + 1) \times (N_c - S_c + 1) \) legal window positions.

In the remainder of the paper, we refer to the estimated covariance matrix produced by the Covariance Method as the output matrix, and use window also to refer to a window position. Each of these windows can be considered as a sample from the sample space, the input matrix, where the dimensionality of the data is the size of the window.

For each window, \( W^{k,l} \), it is converted into a column stack \( V^{k,l} \). This is followed by a dense vector-vector outer multiplication of \( V^{k,l} \) by its conjugate transpose \( (V^{k,l})^H \). The result is a partial sum of pairwise element products, used for the construction of the output matrix, and is stored in \( C^{k,l} \).

**Definition 1.** The estimated covariance matrix produced by the Covariance Method is given by:

\[
C = \sum_{k=1}^{N_r-S_r} \sum_{l=1}^{N_c-S_c} C^{k,l} = \sum_{k=1}^{N_r-S_r} \sum_{l=1}^{N_c-S_c} V^{k,l} \cdot (V^{k,l})^H.
\]

This expression can also be regarded as a serial and straightforward algorithm for computing \( C \). Note that \( C \) is Hermitian, being the sum of Hermitian matrices, so only the upper triangle or the lower triangle needs to be computed. Note also that some algorithms normalize this equation by the number of windows while others do not; this is an implementation detail that does change the scheme or performance of the algorithm.

**Remark.** In an actual implementation, the values can be written directly to \( C \) (the output matrix) rather than being stored in temporary matrices in order to reduce the memory footprint. However, this comes at the expense of a sparse memory access pattern and may reduce the effectiveness of caching. We assume the use of temporary matrices for presentation purposes.

Table 1: Taxonomy of the Covariance Method

<table>
<thead>
<tr>
<th>Field Name</th>
<th>Description</th>
<th>Storage requirement</th>
</tr>
</thead>
<tbody>
<tr>
<td>( N_r )</td>
<td># rows in input matrix</td>
<td>( N_r \times ) ( N_c )</td>
</tr>
<tr>
<td>( N_c )</td>
<td># columns in input matrix</td>
<td>( N_r \times ) ( N_c )</td>
</tr>
<tr>
<td>( S_r )</td>
<td># rows in sliding window</td>
<td>( S_r \times S_c )</td>
</tr>
<tr>
<td>( S_c )</td>
<td># columns in sliding window</td>
<td>( S_r \times S_c )</td>
</tr>
<tr>
<td>( W^{k,l} )</td>
<td>Sliding window positioned at ((k,l))</td>
<td>( S_r \times S_c )</td>
</tr>
<tr>
<td>( V^{k,l} )</td>
<td>Column stack of window ( W^{k,l} )</td>
<td>( S_r \times S_c )</td>
</tr>
<tr>
<td>( C^{k,l} )</td>
<td>Partial sum array for ( W^{k,l} )</td>
<td>( S_r \times S_c )</td>
</tr>
<tr>
<td>( C )</td>
<td>Conjugated transpose of ( F )</td>
<td>( S_r \times S_c )</td>
</tr>
</tbody>
</table>

In [11], the covariance matrix is used as part of the Minimum Variance Method (MVM) for Synthetic Aperture Radar (SAR) image processing. Due to the high complexity of computing the estimated covariance method for MVM, DeGraaf [7], suggested an alternative and computationally cheaper estimated covariance matrix as part of the Reduced-Rank MVM (RRMVM). However, this approach reduces the effectiveness of the algorithm by introducing more noise, making the Covariance Method preferable. The MVM algorithm uses an image of size \( 1.6k \times 1.6k \) for testing. The image is divided into 10,000 \( 25 \times 25 \) input matrices (there is overlap between the input matrices). This requires computing \( 10^3 \) estimated covariance matrices per image or per frame in an image sequence.

Yadin et al. [19] use images of size \( 8k \times 8k \) with the MVM algorithm, computing \( 25 \cdot 10^3 \) estimated covariance matrices \((25X \) more matrices than were required by [7]). Both papers show that MVM gives a better output image than using an FFT. Reducing the matrix computation time is important in view of the number of such computations. In fact, the amount of required computation may determine whether on-board computation (e.g., satellite) is practical, with interesting operational ramifications such as support of real-time decisions and adaptations.

In [11] the Covariance Method is compared with the Toeplitz-Block-Toeplitz method as part of the classic Capon estimator [4] and with APES (Amplitude and Phase) spectral estimator [13, 14]. The covariance method is experimentally shown to be more computationally demanding than these methods by about an order of magnitude. In [10], the Capon and APES are extended for the creation of a new estimator which again uses the Covariance Method. By providing a more computationally efficient implementation of the functionally-advantageous Covariance Method, we broaden its applicability, be it in terms of image size or frame rate.

Accelerators and HPC platforms such as the Cray XMT and NVIDIA’s CUDA platform have been used for accelerating image processing algorithms. The Cray XMT2 was used for image segmentation based on a maxflow mincut approach on \( 32k \times 32k \) images [2]. CUDA is used for CT reconstruction [18]. Although we demonstrate our scheme on a multi-core X86 platform, the nature of the parallelizability (total independence) and the similarity of computation suggest that it can be beneficial on various acceleration platforms, including SIMD-oriented ones.

In [6], parallelization of the Covariance Method is studied.
An effective parallelization scheme is presented, and redundant multiplications are avoided. For facility of exposition, we will return to this later.

1.4 Deficiencies of the Straightforward Algorithm

The multiplication of $V^{k,l} \cdot (V^{k,l})^H$ in (1) is actually a multiplication of every element in each vector by every element in the other one. Therefore, when considering two sliding window positions $W^{k,l}$ and $W^{k',l'}$ such that both contain the product of some two elements $x$ and $y$, both result matrices $C^{k,l}$ and $C^{k',l'}$ contain the following products: $x \bar{y}, x \cdot \bar{y}, y \cdot \bar{x}$ and $y \cdot \bar{y}$. These products will also be added to the different partial sum matrices at different indices. Moreover, there is an overlap in the summation process as several products may be added to a specific index.

In Fig. 1, for example, the product $A_{3,3} \cdot \bar{A}_{4,4}$ is required for all windows containing these two elements. Two of these windows are depicted in Fig. 1. Note the different positions of these products relative to the upper left corner of the sliding window in $C^{k,l}$ and $C^{k',l'}$. This difference determines the indices to which the product contributes. The straightforward algorithm computes each product multiple times, once per target index. Now consider the products $A_{3,3} \cdot \bar{A}_{3,3}$ and $A_{4,4} \cdot \bar{A}_{4,4}$. Each of these products can be found in up to 9 different windows. Also, the sum of these products will be accumulated to the same indices in the output matrix more than once. The result is repetition of multiplications and additions. The challenge is to reduce the required number of operations without consuming much memory for temporary results or requiring inter-task synchronization that could jeopardize effective parallelization. Given that the different products impact different indices in the output matrix, the latter poses an additional challenge, namely to find the contribution pattern for a single product.

In Fig. 2, the dashed curve shows the number of elements in the estimated covariance matrix, and the solid curve shows the required number of floating point operations (multiplications as well as additions) as a function of a square-window size. Note that the number of floating point operations is considerably high due to redundant operations (both multiplications and additions), and the curve for the number of operations vs. window size has a bell like shape. The bell shape stems from the fact that the number of operations is the product of the operations per window positions and the number of such positions. When the window is very small, the former is very small; when it is very large, the latter is very small; the maximum is achieved with intermediate window sizes.

The number of multiplications required by the straightforward algorithm is:

$$ (N_r - S_c + 1) \cdot (N_c - S_r + 1) \cdot S_r^2 \cdot S_c^2. \quad (2) $$

This is also the number of additions required by the straightforward algorithm, because each multiplication is carried out in the course of computing a sum of products.

1.5 Parallelization Challenges

Effective parallelization of the serial algorithm presents several challenges: 1) obviating the need for synchronization and atomic instructions, 2) limiting the required amount of memory for intermediate results, 3) utilizing all cores all the time (efficient load balancing), and 4) avoiding redundant computations. These must all be addressed concurrently.

Various intuitive parallelization approaches fail to meet all challenges. For example, assigning a different row of the output matrix to each core would result in redundant operations. An additional approach might be to give each of the $P$ cores a near-equal number of windows to compute. In this approach, each core maintains a temporary output array for the accumulation process. When all the cores have completed, the temporary output arrays are summed up. This approach increases the memory requirements by a factor of $P$, which limits the problem size which the algorithm can be applied, be it directly because of memory size or due to very poor memory access time in view of insufficient cache size and very slow execution as a result. Furthermore, this approach does not avoid redundant computations. A different approach would be to assign any given product to a single task that would add the product to the multiple temporary output matrices. This approach requires synchronization and possibly atomic operations, which also reduces the scalability of the algorithm and can limit portability.

For algorithms such as MVM [7], where a large number of estimated covariance matrices need to be computed, a coarse grain approach can be taken whereby each core is responsible for computing the estimated covariance matrix for a different input. This, however, increases the memory footprint, and does not address the problem of redundant operations in the computation of any given matrix.

2. FINE-GRAIN MULTIPLICATION-EFFICIENT PARALLELIZATION

The key contribution of [6] was the discovery and formulation of interesting relationships between relative positions of input-matrix elements, dubbed combinations, pairwise products, and positions (indices) in the output matrix. Based on these, [6] went on to propose a partitioning of the output-matrix indices amongst cores such that any given index is constructed by a single core, thereby obviating the need for inter-core synchronization; yet, each core is assigned the union of the indices to which any of the products that it computes contributes, obviating the need to repeat any multiplication by multiple cores or to require cores to synchronize or communicate with one another. Although
this algorithm significantly reduces the number of multiplications, however, it does not reduce the required number of additions. This algorithm offers the speedup resulting from parallelism, enabling a reduction in the latency of computing the output matrix. However, its contribution to computation throughput (when multiple independent matrices need to be computed) is limited, despite the savings in multiplications, because of the additions. The sequential speedup of a platform is in the order of $2^t$, representing the savings in multiplications, an improved memory access pattern and a reduced memory footprint.

In the remainder of this section, we briefly describe this algorithm, which also serves as a starting point for our new algorithm. We include a summary of the key lemmas without any formal proofs. This section introduces relevant definitions that are also required by our new algorithm. The interested reader is referred to [6].

### 2.1 Product Based Partitioning

The challenge addressed in [6] [9] was partitioning the products among the cores such that any given output-matrix index is constructed by a single core, each product is computed only once and contributes to all the windows containing it, and cores need not communicate with one another or share data. The products are partitioned such that the relative position (row distance, column distance) of the elements of all products in any given group is the same, regardless of the window.

**Definition 2.** Let $A_{r_1,c_1}$ and $A_{r_2,c_2}$ be two elements in the input matrix. Their inter-element distance (vector) is defined as:

$$\Delta \triangleq (\Delta r, \Delta c) = (r_2 - r_1, c_2 - c_1).$$

**Definition 3.** A combination is the set of all products of two input-matrix elements with the same inter-element distance; it is denoted by this distance, $\Delta$, which must satisfy the following two conditions:

$$-(S_r - 1) \leq \Delta r \leq S_r - 1 \land -(S_c - 1) \leq \Delta c \leq S_c - 1.$$ (4)

For example, the products of element pairs $(A_{3,3}, A_{4,4})$ and $(A_{5,5}, A_{6,6})$ both belong to combination $(\Delta r, \Delta c) = (1, 1)$. Reversing the order of a pair, e.g., $(A_{4,4}, A_{3,3})$, gives a products that belongs to the combination $(\Delta r, \Delta c) = (-1, -1)$. The restrictions on the distances reflect the fact that we are only interested in products of elements that can be within the same $S_r \times S_c$ window.

Given that both products must be within the window, we define two disjoint sets of combinations. The first set comprises all the combinations wherein the first multiplicand is located at the top left corner of the window and the second element may be anywhere in the window. There are $S_r \cdot S_c$ possible positions of the second element. Each of these positions creates a different combination. The top left corner of the window is used for the purpose of finding the different combinations, whereas the position of the other multiplicand relative to the top left corner determines the indices in the output matrix to which this product will be added (accumulated). This first set of combinations, denoted $POS$, is formally defined as:

$$POS = \{(\Delta r, \Delta c) | (0 \leq \Delta r \leq S_r - 1) \land (0 \leq \Delta c \leq S_c - 1)\}.$$ (5)

The second set comprises all combinations wherein the first element is in the first column and the second element is to the right and above the first element (rather than in the same row or below as in $POS$). There are $S_r - 1$ possible ways to place the first element. For each of these, the second element can be in $S_r - 1$ different places. This allows for a total of $(S_r - 1) \cdot (S_r - 1)$ different combinations. This second set of combinations, denoted $NEG$, is formally defined as:

$$NEG = \left\{ (\Delta r, \Delta c) | \left(-(S_r - 1) \leq \Delta r \leq -1 \right) \land \left(1 \leq \Delta c \leq S_c - 1\right) \right\}.$$ (6)

Let UC denote the set of unique combinations. Note that for all the combinations in UC, $\Delta c \geq 0$, whereas $\Delta r$ can be negative, zero or positive. Based on the observation that the order of the element-pair affects the distance, an immediate question arises as to why the combinations in which $\Delta c < 0$ are not included in UC. The reason is that the estimated covariance matrix is Hermitian, so it suffices to compute the upper triangle or lower triangle sub-matrices. Any two inverse-distance combinations (e.g. $(\Delta r, \Delta c) = (a, b)$ and $(\Delta r, \Delta c) = (-a, -b)$) consist of the same element pairs. As the multiplication is done by taking the conjugate of one of the elements, we can utilize the trivial identity $A_{x', y'} = A_{x, y} \cdot A_{y', x'}$ to further reduce the number of actual multiplications. As can be seen, $\Delta c$ is always positive, so the second element of any product is to the right of the first element; consequently, all results are written to the upper triangle. The products belonging to $\Delta c < 0$ combinations, which “own” the lower triangle, need not be computed. Accordingly, the set of unique combinations is specified by the joining of

---

**Figure 3:** The following, $9 \times 9$, output matrix is for a $3 \times 3$ sliding window. The output matrix is partitioned into the different indices of the combinations. The combinations write to non-overlapping sections of a specific diagonal. Each combination is depicted using a different color. All the combinations in POS have a solid colored background and the combinations of NEG have white dots in the background.
the two sets:
\[
UC = POS \cup NEG.
\]  
(7)

The total number of combinations is:
\[
|UC| = |POS| + |NEG| = S_r \cdot S_c + (S_r - 1) \cdot (S_c - 1).
\]  
(8)

In [9], several theorems are proved to support the following claims:
1) The combinations jointly cover the upper triangle of the output matrix.
2) Collision Freedom - the sets of write indices of two different combinations are disjoint.
3) An given combination writes to a specific set of indices that are all along the same diagonal. This is illustrated in Fig. 3.

Consequently the target indices of the combinations jointly cover the entire upper triangle of the output matrix, and any given index is written to by a single combination. Additionally, no synchronization is required among the cores. Furthermore, given that each combination is independent of the other combinations, these can be computed in parallel.

3. THE NEW ALGORITHM

The approach of [6] can be viewed as product centric. A product was computed exactly once, and was then added to all the output-matrix indices to which it contributes (i.e., belonging to its combination). This was done by sliding a window of the same dimensions as W around the product. Consequently, while the algorithm is parallelizable (by combination) and number of multiplications was held to the bare minimum, the number of additions was not reduced relative to the straightforward approach. In this section we present our new algorithm. We use the combination-based partitioning of [6], so parallelizability is retained. Our focus is on more efficient computation of the output matrix elements whose indices belong to a common combination. Specifically, our aim is to reduce the required number of additions. In the sequel, we consider a single combination and the computation of the output-matrix elements (indices) that belong to it.

Instead of considering each product and the indices to which it contributes, we consider an index (position) in the output matrix and all the products that contribute to it.

In [9], several theorems are proved to support the following claims:
1) The combinations jointly cover the upper triangle of the output matrix.
2) Collision Freedom - the sets of write indices of two different combinations are disjoint.
3) An given combination writes to a specific set of indices that are all along the same diagonal. This is illustrated in Fig. 3.

Consequently the target indices of the combinations jointly cover the entire upper triangle of the output matrix, and any given index is written to by a single combination. Additionally, no synchronization is required among the cores. Furthermore, given that each combination is independent of the other combinations, these can be computed in parallel.

3.1 Combination \((\Delta r, \Delta c) = (0,0)\)

As an example, next consider the combination \((\Delta r, \Delta c) = (0,0)\). This subsection gives the intuition behind the computation; this will subsequently be formalized, with Algorithm 1 stating the exact computation for \((\Delta r, \Delta c) = (0,0)\) and more. The indices of \((\Delta r, \Delta c) = (0,0)\) are the indices that make up the main diagonal, Fig. 3.

Consider the index \(C_{1,1}\) in the output matrix, this index is denoted in light blue in Fig. 4(a). Note that this is the top left index of the output matrix. Remember that this index is the sum of all the top left indices for all the temporary matrices \(C^{k,l}\). Specifically, this index equals the sum of the products of \(V^{k,l}(1,1)\) and \(\sum_{T \in \{1,1\}}\) of all the windows. In Fig. 4(e), using light blue, we marked all the elements in the input matrix that are needed for computing \(C_{1,1}\). Re-
member that each element is multiplied by its conjugate. For a different combination than (0,0), Fig. 4(c) would be of a different dimension, as the number of window positions changes. Given that the sliding window must stay within the bounds of the input array, the different number of windows is \((N_r - (S_r - 1)) \cdot (N_c - (S_c - 1))\). Note that the matrices in the (a) and (c) do not have the same dimensions.

Now consider the multiplication of \(V^k \cdot (2 \cdot 1) \cdot V^k \cdot (2 \cdot 1)\). These products, for the different windows, also belong to combination (0,0). The sum of these products is written to the previous index in a similar fashion.

Parallel algorithm for computing the combinatorial products

\begin{algorithm}
\caption{Algorithm 1 Parallel algorithm for computing the combinatorial products in POS. The products in N\(\overline{E}\)G are computed in a similar fashion.}
\begin{algorithmic}
\State \(D_r \leftarrow N_r - S_r + 1; D_c \leftarrow N_c - S_c + 1;\)
\If {\((\Delta_r, \Delta_c) \in \text{POS in parallel do}\)}
\For {for all \(r\) \(1 \leq r \leq N_r\)}
\For {for all \(c\) \(1 \leq c \leq N_c\)}
\State \(C_{i_r,i_c} \leftarrow C_{i_r,i_c} + A_{i_r,i_c} \cdot N_{i_r,i_c} + \Delta_{r,c} + \Delta_{c,r};\)
\EndFor
\EndFor
\EndIf
\State \(\sum_{1 \leq r \leq N_r} \sum_{1 \leq c \leq N_c} C_{i_r,i_c} + \Delta_{r,c} + \Delta_{c,r};\)
\For {for all \(r\) \(1 \leq r \leq N_r\)}
\For {for all \(c\) \(1 \leq c \leq N_c\)}
\State \(C_{i_r,i_c} \leftarrow C_{i_r,i_c} + \Delta_{r,c} + \Delta_{c,r};\)
\EndFor
\EndFor
\EndFor
\EndFor
\end{algorithmic}
\end{algorithm}
3.2 Remaining Combinations

In this subsection, we discuss how to compute the remaining combinations.

**Definition 4.** The number of blocks in combination $(\Delta r, \Delta c)$ is $B(\Delta c) = S_r - |\Delta c|$. 

**Definition 5.** The number of rows in a block in combination $(\Delta r, \Delta c)$ is $E(\Delta r) = S_c - |\Delta r|$. 

For the $(\Delta r, \Delta c) = (0, 0)$ example, $B(0) = S_r$ and $E(0) = S_c$. Each combination can be divided into four unique groups:

**Definition 6.** We denote the four different combination scenarios as Top-left, First-block, First-per-block, Remaining-indices.

Pseudo-code for computing the combinations in POS can be found in Algorithm 1. Most of the explanations for computing these combinations are similar to the explanation given for combination $(\Delta r, \Delta c) = (0, 0)$. Table 2 presents the number of operations for each combination based on the foregoing definitions.

For the sake of brevity, we only provide necessary observations for computing the remaining combinations. The first group, Top-left, comprises a single index in the output matrix. The index of the Top-left depends on the combination and the window dimensions. Computation of this index appears in Line 3 of Algorithm 1. This single index can be more computationally demanding than computing all the remaining indices of a combination, because here we prepare the partial sums that are later used to incrementally modify the value of one index in order to obtain that of the next one. This will be discussed in depth in the next subsection. The Top-Left index dictates which diagonal in the output matrix will be affected by the combination. The Top-left for combinations in $NEG$ will be computed slightly differently, but it too designates the target diagonal.

### 3.3 Complexity Analysis

In this section we analyze the work complexity of the new method. For simplicity, we analyze the complexity for the combinations in the set $POS$. The number of operations for a combination $(a, b)$ is equal to the number of operations in combination $(a, b)$. Also, $|POS| > |NEG|$, meaning that computing the combinations in $POS$ is more work than computing those in $NEG$. Therefore, deriving the complexity of $POS$ and doubling it yields a conservative approximation. We examine the four types of window shifts, and derive the complexity for each. Finally, we add up the complexities of the different window shifts and double it. For three out of the four types of shifts, the numbers of additions and multiplications are the same.

For the first type of indices, Top-Left, the number of multiplications over all the combinations is:

$$S_c - 1 \sum_{\Delta r = 0}^{S_r - 1} (N_r - S_r + 1) \cdot (N_c - S_c + 1)$$

(17)

There are an equal number of additions. Note that the number of elements in the sum is independent of the values of $\Delta r$ and $\Delta c$. Therefore, the number of operations is:

$$S_c \cdot S_r \cdot (N_r - S_r + 1) \cdot (N_c - S_c + 1)$$

(18)

For the second type, First-block, the number of multiplications for each combination is $2 \cdot (N_c - S_c + 1)$, and this is summed over the combinations:

$$\sum_{\Delta r = 0}^{S_r - 1} \sum_{\Delta c = 0}^{S_c - 1} 2 \cdot (N_c - S_c + 1) \cdot (E(\Delta r) - 1)$$

(19)

There are an equal number of additions. Once again using simple arithmetic, which includes the sum of an arithmetic series, the number of multiplications and additions is:

$$S_c \cdot S_r \cdot (N_c - S_c + 1) \cdot (S_r - 1)$$

(20)

The number of multiplications and additions required by
the third type, First-per-block, is computed in a similar fashion and is:

\[ S_r \cdot S_c \cdot (N_r - S_r + 1) \cdot (S_c - 1). \]  

(21)

For the fourth type, Remaining-indices, we show the number of operations required by all the combinations. As the difference between the number of multiplications and additions is a constant, we use \( \alpha \) to denote the constant. Upon completion, \( \alpha \) can be substituted with 4 for multiplications (required for \( a, b, c, d \)) and 7 (\( a, b, c, d \) and the three other operands) for additions.

\[
\sum_{\Delta r = 0}^{S_r - 1} \sum_{\Delta c = 0}^{S_c - 1} \alpha \cdot (E(\Delta r) - 1) \cdot (B(\Delta c) - 1).
\]

(22)

This is reduced to:

\[
\frac{\alpha}{4} \cdot S_r \cdot S_c \cdot (S_r - 1) \cdot (S_c - 1).
\]

(23)

Finally we sum (18), (20), (21), (23) and multiply them by two:

\[
\text{Total} = 2 \cdot (S_r \cdot S_c \cdot (N_r - S_r + 1) \cdot (N_c - S_c + 1) + S_r \cdot S_r \cdot (N_r - S_r + 1) \cdot (S_c - 1) + S_r \cdot S_c \cdot (N_r - S_r + 1) \cdot (S_c - 1) + \frac{\alpha}{4} \cdot S_r \cdot S_c \cdot (S_r - 1) \cdot (S_c - 1)).
\]

(24)

Fig. 6(a) shows the ratio between the number of operations required by the straightforward approach as given in Section 2 and those required by the new approach for both multiplications and additions. This ratio is also indicative of the possible sequential speedup. Note that these curves have the same bell like shape as the straightforward algorithm. Fig. 2. In the Results section, we confirm that the speedups achieved by the new algorithm for both single-core and multi-core follow this curve.

3.4 Additional Implementation Details

In [9], several algorithmic optimizations were presented that are also somewhat relevant to this algorithm. The first is that the results are not accumulated into the final output matrix, but rather to a temporary array before being written to the final output matrix. The motivation for this is that in the older algorithm the indices of a given combination were accessed numerous times. Given that a combination accesses indices on a given diagonal, the older algorithm had a non-sequential access pattern to the output array, causing poor cache performance. By using a temporary sequential array of size \( S_r \times S_c \) for each thread, this bad access pattern is avoided. Given that the largest combination writes to \( S_r \times S_c \) indices, this is an upper bound on the memory used by a given thread. This increases the memory requirement by a total of \( p \times S_r \times S_c \), but improves cache performance. This increase is small compared to the size of the output matrix, \( S_r \times S_c \times S_r \times S_c \). For our new algorithm, this non-sequential access pattern is not an issue, as each index is written to exactly once. The pseudo code in Algorithm 1 assumes that the writing is done to the final output matrix.

The algorithm in [9] computes an optimal number of multiplications. Our new algorithm computes some products more than once - as such the number of multiplications of our new algorithm is not optimal but is within a constant factor of the optimal. The new algorithm can be optimized to compute the optimal number of multiplications at the cost of adding algorithmic overhead, but this is beyond the scope of this paper.

4. EMPIRICAL RESULTS

In this section we present performance measurements for the new algorithm, focusing on its scalability to multiple compute cores. We use a a 4-socket Intel multicore system, each containing an Intel Xeon E7-8870 10-core hyper-threaded 2.4GHz processor with a 30MB L3 cache. There are thus 40 physical cores and support up to 80 logical cores. In our tests, we did not use the HyperThreading option. All the algorithms were implemented in C and used OpenMP. The server is equipped with 256 GB of 1066 MHz DDR3 DRAM. Our algorithm was implemented such that intermediate results are stored in dense temporary arrays rather than in the output matrix, thereby increasing cache efficiency.
Figure 6: (a) Reduction (factor) in additions and multiplication relative to the straightforward algorithm. (b) Actual speedups based on the execution of three different parallel algorithms (with different thread counts): straightforward, multiplication-reducing only algorithm [6, 9], and the new algorithm. No more than 4 threads are displayed for the new algorithm for figure-scaling purposes. Its speedup scales almost linearly to 40 threads.

Figure 8: Given a $64 \times 64$ input matrix with a $26 \times 26$ window: (a) theoretical number of multiplications for each combination of the new algorithm, (b) run times for each combination of the new algorithm, and (c) run times for each combination using the previous combination-based algorithm [6]. There are 676 combinations that are presented in all these sub-figures. Note the different units and scales of the ordinate for the different sub-figures.

We show strong scaling (same total amount of work with an increase of cores) results for the different algorithms relative to their sequential implementation. We also show the performance of these algorithms relative to the sequential implementation of the straightforward dense vector-vector multiplication approach. We implemented the straightforward algorithm using Intel’s MKL [1] and received a performance gain from these optimized functions. The MKL library has many optimized kernels for matrix multiplication that use SIMD. The speedup attained from MKL for a single core is approximately 2X for a single thread. For 40 threads there was a very small performance gain of using MKL over our straightforward implementation. All the algorithms including our new algorithm would benefit from SIMD multiplications and additions. These low-level optimizations were outside the scope of this work. For this reason, we compare our new algorithm to the straightforward implementation.

We do our best to report the best possible execution times for these algorithms, and note that all the algorithms benefit from the same compiler optimizations.

Initially, we show that the single core execution of the new algorithm behaves as expected. Fig.6(b) depicts the speedup of the parallel straightforward algorithm and of the new algorithm with several thread counts relative to the sequential straightforward algorithm (dense vector-vector multiplication). The curves indeed reflect the reduction in the number of operations as depicted in Fig.6(a). The figure also depicts the parallelization speedup of the straightforward algorithm. (It is trivially parallelizable because the computations for each index are carried out “from scratch”, not using any partial results.) The maximum possible speedup of this algorithm is 40X (limited by the number of cores), but it is not attained, possibly due to poor cache performance. In fact, the single-core (sequential) execution of the new algorithm outperforms the 40 core execution of the straightforward algorithm. The speedup of the algorithm from [6] is also presented. This algorithm outperforms the straightforward implementation due to a reduction in multiplications and improved access pattern.
Fig. 7 depicts the strong scaling of the new algorithm. Six different window sizes were selected: 10 × 10, 20 × 20, 30 × 30, 40 × 40, 50 × 50, and 60 × 60. While the strong scaling is not perfectly linear, 85%-90% of maximum system utilization is achieved. The actual run times on the 40-core system are considerably short for the new algorithm, from 0.7 ms for the 10 × 10 window and up to 77 ms for the 60 × 60. With up to 35 cores, the execution times were reasonably consistent for the smaller window sizes. With more cores, carefully timed runs were necessary given that even a brief system call can significantly change the execution times. This was not a problem for the other algorithms as they are considerably slower, so a systems call doesn’t significantly affect their timing.

The scalability of the new algorithm is due to its intrinsically balanced load, improved over that of [6]. In Fig. 8(a) we show the number of computations required by the POS combinations of a 26 × 26 window for a 64 × 64 input matrix. The x-axis represents the ∆c for each of the combinations. For each of ∆c, we plotted the number of operations required by the combination. As such, there are 26 curves in the graph, each with 26 points. Note that the ratio between the most computationally demanding combination and the least computationally demanding one is less than 2. This imbalance will only be felt when the number of cores is on the same order of magnitude as the number of combinations. For verification purposes, we timed the computation of each combination; these are depicted in Fig. 8(b). Note the 6:1 ratio of actual execution times, larger than the ratio of the number of operations but still moderate, becoming insignificantly when there are many more combinations than cores.

Fig. 8(c) depicts the execution times of the combinations for the older algorithm [6]. Clearly, the additions are the bottleneck. Also, the ratio between the most computationally demanding combination (taking 10.6 ms) and the least computationally demanding combination (0.057 ms) is 186:1, which causes load balancing problems for this algorithm [6]. This is due to the greater variability in the number of additions (when carried out from scratch) among combinations than the variability in the number of products. This problem is discussed in depth in [6, 9]. The execution times for the combinations using this algorithm are depicted in Fig. 8(c).

Fig. 9 depicts the speedup of the new algorithm versus a square window size. Curves are provided for thread counts in multiples of four. Also, the curves are nearly equally separated, which can be expected in view of the near linear scaling.

Note that the parallel algorithm can achieve a 1200X speedup over the straightforward single-core implementation. This is significant for algorithms such as MVM [7], where 10k estimated covariance matrices need to be computed for every image, many times per second if image sequences must be processed. Obviously, these different matrices can be computed in parallel using any of the other algorithms mentioned in this paper. However, these will either increase the memory footprint or require the use of atomic instructions. We have also checked the performance of our algorithm on larger input matrices with varying window sizes, up to the 32k × 32k image size that was used in [2]. For these tests we always used 40 threads for all the algorithms. For the 1k × 1k inputs matrices speedups were up-to 1121X. For the larger inputs, the older algorithms timed out, whereas our algorithm completed.

5. CONCLUSIONS

In this paper we presented a new approach for computing the estimated covariance matrix. It is dramatically more efficient than the dense vector-vector multiplication as expressed in the formulation of the Covariance Method. The new approach reduces the total number of floating point operations by almost completely avoiding redundant operations. Also, it requires fewer memory accesses as each datum is used fewer times. All this allows for a faster sequential algorithm - 35X faster than the straightforward algorithm, and 17X faster than the algorithm in [6], which minimizes the required number of multiplications.

The key improvement of the new algorithm over [6], is an incremental approach to computing the partial sums of products of input-matrix element pairs required for computing each output-matrix element. So doing dramatically reduces the number of additions and subtractions, as well as the number of memory accesses.

In addition to saving multiplications, the main contribution of [6] was an elegant partitioning of the output-matrix elements among compute threads, such that no inter-thread synchronization is required. This permits fine-grain parallelism. The shortcoming of [6] is that it did not reduce the number of additions and multiplications, which limited its sequential performance and also, due to a highly variable amount of work for different partitions, created a load-balancing problem for the parallel version.

The new algorithm adopted the partitioning of [6], so it is easily parallelizable. Moreover, the savings in additions and subtractions also sharply reduced the work-variability among partitions, so the parallelism translates more smoothly to high performance. With 40 single-thread compute cores, its parallel version is 1200X faster than the single-core implementation of the straightforward algorithm, and some 40X faster than [6].

The new algorithm thus apparently dominates the prior art. Moreover, the dramatic performance and efficiency improvements suggest that it may make the Covariance Method more broadly applicable, and in many applications it may be possible to execute it in real time, on mobile platforms, etc., with important impact on the usage mode of those applications.

We note that the new algorithm can also benefit from SIMD optimizations. However SIMD was not within the scope of work which. We encourage others to complete this.

6. REFERENCES


All in-text references underlined in blue are linked to publications on ResearchGate, letting you access and read them immediately.